
rst
clk
phase_step[7:0]
phase_acc_reg[7:0]
RST
C
D
Q
RTL_REG_SYNC
sine_out0_i
A[3:0]
O[7:0]
RTL_ROM
sine_out_reg[7:0]
RST
C
D
Q
RTL_REG_SYNC
sine_out[7:0]
phase_acc0_i
I0[7:0]
I1[7:0]
+
O[7:0]
RTL_ADD